



Europäisches Patentamt  
European Patent Office  
Office européen des brevets



(11) Publication number : 0 651 331 A1

## EUROPEAN PATENT APPLICATION

(12)

(21) Application number : 94307580.4

(22) Date of filing : 17.10.94

(51) Int. Cl.<sup>6</sup> : G06F 12/08

(30) Priority : 18.10.93 US 139598  
18.10.93 US 138596  
18.10.93 US 138790  
18.10.93 US 138652  
18.10.93 US 138654  
18.10.93 US 138651

(43) Date of publication of application :  
03.05.95 Bulletin 95/18

(64) Designated Contracting States :  
CH DE ES FR GB IE IT LI NL


(71) Applicant : CYRIX CORPORATION  
2703 N. Central Expressway  
Richardson, Texas 75080 (US)

(72) Inventor : Bluhm, Mark  
4545 Staten Island  
Plano, Texas 75082 (US)  
Inventor : Garibay, Raul A., Jr.  
333 Melrose No.3B  
Richardson, Texas 75080 (US)  
Inventor : Quattromani, Marc A.  
710 Willow Brook  
Allen, Texas 75002 (US)  
Inventor : Hervin, Mark W.  
17601 Preston Road,  
No.156, Dallas  
Texas 75252 (US)  
Inventor : Patwa, Nital  
5000 Old Shepard Place,  
No.1517, Plano  
Texas 75093 (US)

(74) Representative : Harris, Ian Richard  
c/o D. Young & Co.,  
21 New Fetter Lane  
London EC4A 1DA (GB)

(54) A write buffer for a superpipelined, superscalar microprocessor.

(57) A superscalar, superpipelined microprocessor having a write buffer located between the central processing unit core and memory cache. The write buffer stores the results of write operations to memory until the cache memory becomes available, i.e., when no high-priority reads are to be performed. The write buffer includes multiple entries that are split into two circular buffer sections for facilitating the interaction with the two core pipelines. Cross-dependency tables are provided for each write buffer entry to ensure that the data is written from the write buffer to memory in program order, while considering any prior data in the opposite section. Non-cacheable reads from memory are also ordered in program order with the writing of data from the write buffer. Features for performing misaligned writes, handling speculative execution, detecting and handling data dependencies and exceptions, and performing gathered writes are also included within the microprocessor.



0 651 331 A1

BEST AVAILABLE COPY